What's the next step change in chip packaging technology? @bubbleboi: "The main difference between EMIB and CoWoS is CoWoS relies on what we call silicon interposers. They're like these huge plates where you put the chips on, and you start etching channels in between through the interposers." "An effect of that is that heat dumps into the interposers, just like anyone knows when they heat up popcorn, things expand and contract, and this creates worse yield." "NVIDIA's already seen this. Part of the reason why Blackwell had trouble ramping was all thermals, the package warping. That's a huge issue." "I think even TSMC knows it's a huge issue because in their further along roadmap, they don't really plan on adopting that for much longer. They're now going to a more Intel style thing where you use little bridges... smaller pieces of silicon to connect just the relevant parts." "What that effectively does is cut your costs 'cause you're using way less silicon, the thermals, the communication, it's centralized in one area."