๊ฐ€์ž… ํ›„ ์ดˆ๋Œ€ ๋งํฌ๋ฅผ ๊ณต์œ ํ•˜๋ฉด ๋™์˜์ƒ ์žฌ์ƒ ๋ฐ ์ดˆ๋Œ€ ๋ณด์ƒ์„ ๋ฐ›์„ ์ˆ˜ ์žˆ์Šต๋‹ˆ๋‹ค.

aog T
@Taog_1575
๊ฐ€์ž… April 2025
33 ํŒ”๋กœ์ž‰ ์ค‘    961 ํŒฌ
Nope XD N2 and 18A is the same, but 14A SRAM bitcell area is larger than A14. (Yes, we refer to bitcell area here) I have said before, 14A logic density truely reduce some gap from N2 vs 18A, but SRAM density will from equal to inferior. Interesting, right? ๐Ÿ˜
๋” ๋ณด๊ธฐ
Because Intel says 14A is within 5% PPA of TSMC A14, we know that Intel 14A SRAM bitcell size will also be the same as TSMC A14 $TSM no longer has node advantage over Intel Foundry