๊ฐ€์ž… ํ›„ ์ดˆ๋Œ€ ๋งํฌ๋ฅผ ๊ณต์œ ํ•˜๋ฉด ๋™์˜์ƒ ์žฌ์ƒ ๋ฐ ์ดˆ๋Œ€ ๋ณด์ƒ์„ ๋ฐ›์„ ์ˆ˜ ์žˆ์Šต๋‹ˆ๋‹ค.

๐ŸŒฟ lithos
@lithos_graphein
Three decades in semiconductor lithography. I run the Chip War Dashboard site; it's a live feed of the freshest semi news & market data.
๊ฐ€์ž… November 2022
2.9K ํŒ”๋กœ์ž‰ ์ค‘    20.4K ํŒฌ
Re: High-NA Chips in Production. This means an alternate runpath to the POR multipatterning process. It's common to have competing integration flows for some modules. It allows the fabs to directly compare yield, cost, and cycle time for the new process. For memory, they may even allocate a portion of the WIP to the competing flow and sell it if it yields, although that's rare.
๋” ๋ณด๊ธฐ