๊ฐ€์ž… ํ›„ ์ดˆ๋Œ€ ๋งํฌ๋ฅผ ๊ณต์œ ํ•˜๋ฉด ๋™์˜์ƒ ์žฌ์ƒ ๋ฐ ์ดˆ๋Œ€ ๋ณด์ƒ์„ ๋ฐ›์„ ์ˆ˜ ์žˆ์Šต๋‹ˆ๋‹ค.

๐ŸŒฟ lithos
@lithos_graphein
Three decades in semiconductor lithography. I run the Chip War Dashboard site; it's a live feed of the freshest semi news & market data.
๊ฐ€์ž… November 2022
2.9K ํŒ”๋กœ์ž‰ ์ค‘    20.4K ํŒฌ
I like how imec reframed their logic device scaling roadmap around the track layout for front/backside power and now includes the embedded memory interposer. Its complicated to visualize it all.
๋” ๋ณด๊ธฐ