Complementary Field-Effect Transistor (CFET) technology achieves major static random access memory (SRAM) scaling beyond traditional nanosheet gate-all-around (GAA) devices by vertically stacking nFET and pFET transistors. This folding eliminates lateral n-to-p separation spaces, reducing 6T-SRAM bitcell area by up to 40% to 55% compared to standard nanosheet or forksheet benchmarks.
From the below.